As complexity of designs increases, so does the need for coverage in context.
A rapid increase in complexity with heterogeneous assemblies and advanced-node chips is raising all sorts of questions on the formal verification side about the completeness of coverage. Engineers may assume proofs are complete, but in many cases they’re black boxes that provide little or no insights into what’s actually being proven. This is where scenario coverage comes into play. Ashish Darbari, CEO of Axiomise, talks about the need for quantitative metrics and qualitative completeness, showing which stimuli are reachable, whether the overall intent of the design is properly expressed — and equally important, which scenarios were not proven.
[embedded content]
- SEO Powered Content & PR Distribution. Get Amplified Today.
- PlatoData.Network Vertical Generative Ai. Empower Yourself. Access Here.
- PlatoAiStream. Web3 Intelligence. Knowledge Amplified. Access Here.
- PlatoESG. Carbon, CleanTech, Energy, Environment, Solar, Waste Management. Access Here.
- PlatoHealth. Biotech and Clinical Trials Intelligence. Access Here.
- Source: https://semiengineering.com/scenario-coverage-in-formal-verification/